

11/13/00



PATENT APPLICATION TRANSMITTAL LETTER

Docket Number: YKM-00901

To the Commissioner of Patents and Trademarks:

Transmitted herewith for filing under 35 U.S.C. 111 and 37 CFR 1.53 is the patent application of

Masaharu ITO, Kenichi MARUHASHI, Kazuhiro IKUINA and Keiichi OHATA

entitled **RF PACKAGE**

Enclosed are:

- X 19 pages of written description, claims and abstract.
- X 10 sheets of drawings.
- X an assignment of the invention to NEC Corporation and check for \$40.00.
- X executed declaration of the inventors.
- X certified copy of Japanese application no. 11-324739 filed November 15, 1999.
- X information disclosure statement and cited reference.

CLAIMS AS FILED

		NUMBER FILED	NUMBER EXTRA	RATE	FEE
BASIC FEE (37 CFR 1.16(a))				\$710	\$710
TOTAL CLAIMS (37 CFR 1.16(c))		13x-20=	*0	x \$ 18	0
INDEPENDENT CLAIMS (37 CFR 1.16(b))		1-3=	*0	x \$ 80	0
MULTIPLE DEPENDENT CLAIM PRESENT		(37 CFR 1.16(d))		\$270	
NUMBER EXTRA MUST BE ZERO OR LARGER			TOTAL		\$710
	If applicant has small entity status under 37 CFR 1.9 and 1.27 then divide total fee by 2, and enter amount here.			SMALL ENTITY	\$

X A check in the amount of \$710 to cover the filing fee is enclosed.

X The Commissioner is hereby authorized to charge and credit Deposit Account No. **501136** as described below. I have enclosed a duplicate copy of this sheet.

Charge the amount of \$ _ as filing fee.

- X Credit any overpayment.
- X Charge any additional filing fees required under 37 CFR 1.16 and 1.17.

Charge the issue fee set in 37 CFR 1.18 at the mailing of the Notice of Allowance, pursuant to 37 CFR 1.311(b).

Certificate of Express Mail

I, do hereby certify that the foregoing documents are being deposited with the United States Postal Service as Express Mail, postage prepaid, "Post Office to Addressee", in an envelope addressed to the Commissioner for Patents, Box Patent Applications, Washington, D.C. 20231 on this date of November 13, 2000.

Tracey A. Newell

Express Mail Label: EL306928432US

Donald W. Muirhead

Reg. No. 33,978



26339

PATENT TRADEMARK OFFICE

JC825 U.S. PTO
09/711541
11/13/00

Specification

Title of the Invention

RF Package

5 Background of the Invention

The present invention relates to an RF package and, more particularly, to an RF package with a feed-through.

A package using a coplanar line is suitable
10 for mounting an MMIC (Microwave Monolithic Integrated Circuit) by flip-chip mounting. D.R. Decker et al., "Multichip MMIC Package for X and Ka Bands", IEEE Transactions on Components, Packaging and Manufacturing Technology - Part B, Vol. 20, February 1997, pp. 27 - 33
15 proposes a ceramic package which is comprised of a promisingly low-cost multilayered substrate.

Figs. 8 to 11 show the structure of a conventional ceramic package. Referring to Fig. 8, a ceramic package 1 is comprised of a cavity 3 where a
20 semiconductor element 2 is to be mounted, and a feed-through 4 for connecting the inside and outside of the cavity 3. As shown in Figs. 9 and 10, the feed-through 4 is divided into a coplanar line 4a and inner layer line 4b, and is comprised of a signal
25 conductor 5, a ground conductor 6a on the lower surface of a first layer substrate 1a, a ground conductor 6b of the coplanar line 4a, and a ground conductor 6c on the

upper surface of a second layer substrate 1b.

The cavity 3 is hermetically sealed by an upper lid 7 so that it is hermetically held. In order to equalize electric potential, a plurality of via holes 8a for connecting the ground conductors 6a and ground conductor 6b to each other, and a plurality of via holes 8b for connecting the ground conductors 6a, 6b, and 6c to each other are formed along the signal propagating direction.

In the structure of the conventional ceramic package, when a distance λ (Figs. 10 and 11) from a connection interface c-c' between the coplanar line 4a and inner layer line 4b to the center of the endmost via hole 8b formed to extend through the first and second layer substrates 1a and 1b increases with respect to a signal wavelength, a signal is radiated in an outward propagation mode between the connection interface c-c' and the endmost via hole 8b into a plane-parallel plate, constituted by the ground conductor 6b of the coplanar line 4a and the ground conductor 6c on the upper surface of the second layer substrate 1b. Studies made by the present inventors clarified that in the conventional ceramic package, the transmission characteristics in the feed-through 4 degraded due to this signal radiation.

For example, in the prior art, when a signal up to 60 GHz is to be transmitted to a feed-through made of a dielectric substrate with a specific dielectric

constant of 7.1, the distance λ must be 0.3 mm or less. To form a via hole at such a short distance degrades the yield because cracking occurs in the manufacture. For this reason, it is difficult to set the distance λ very small (to about up to 0.4 mm), and problems arise in the yield of the manufacture, degradation in transmission characteristics of an RF signal, and the like.

Summary of the Invention

It is an object of the present invention to provide an RF package with a feed-through structure in which transmission characteristics of an RF signal do not degrade.

It is another object of the present invention to provide an RF package with a feed-through structure in which the yield in the manufacture is improved.

In order to achieve the above objects, according to the present invention, there is provided an RF package comprising a multilayered dielectric substrate on which first and second dielectric substrates are formed, the multilayered dielectric substrate having a cavity where a semiconductor element is to be mounted, a feed-through for connecting an inside and outside of the cavity and comprised of a coplanar line formed on the first dielectric substrate and an inner layer line obtained by forming the second dielectric substrate on the coplanar line, the coplanar line and the inner layer line sharing a strip-like

signal conductor, and metal members formed at a connection interface between the coplanar line and the inner layer line on two sides of the signal conductor.

Brief Description of the Drawings

5 Fig. 1 is a perspective view of an RF package according to the first embodiment of the present invention;

 Fig. 2 is a perspective view of a feed-through shown in Fig. 1;

10 Fig. 3 is a plan view of the feed-through shown in Fig. 2;

 Fig. 4 is a sectional view taken along the line I - I of Fig. 3;

 Fig. 5 is a perspective view of a feed-through
15 according to the second embodiment of the present invention;

 Fig. 6 is a plan view of the feed-through shown in Fig. 5;

 Fig. 7 is a sectional view taken along the
20 line II - II of Fig. 6;

 Fig. 8 is a perspective view of a conventional ceramic package;

 Fig. 9 is a perspective view of a feed-through shown in Fig. 8;

25 Fig. 10 is plan view of the feed-through shown in Fig. 9;

 Fig. 11 is a sectional view taken along the

line III - III of Fig. 10;

Fig. 12 is a graph showing the relationship between the presence/absence of interface electrodes and the radiation loss of the feed-through; and

5 Fig. 13 is a graph showing the relationship between the pitch w of the via holes and a higher-order mode cutoff frequency.

Description of the Preferred Embodiments

10 The present invention will be described in detail with reference to the accompanying drawings.

 Fig. 1 shows a ceramic package according to the first embodiment of the present invention. Referring to Fig. 1, a ceramic package 101 is comprised of a rectangular first layer dielectric substrate (to be referred to as a first layer substrate hereinafter) 101a, 15 a rectangular second layer dielectric substrate (to be referred to as a second layer substrate hereinafter) 101b formed on and smaller than the first layer substrate 101a, a cavity 103 formed by punching the 20 central portion of the second layer substrate 101b and where a semiconductor element 102 is to be mounted, and a feed-through 104 formed on the surfaces of the first and second layer substrates 101a and 101b and serving as a planar waveguide that connects the inside and outside 25 of the cavity 103.

 As shown in Figs. 2 and 3, the feed-through 104 is comprised of a coplanar line 104a formed on the

first layer substrate 101a, and an inner layer line 104b
obtained by forming the second layer substrate 101b on
the coplanar line 104a. More specifically, the inner
layer line 104b is comprised of the coplanar line 104a
5 formed between the first and second layer substrates
101a and 101b. The feed-through 104 has a conductor
structure consisting of a signal conductor (strip
conductor) 105 formed on the upper surface of the first
layer substrate 101a, a ground conductor 106a formed on
10 the lower surface of the first layer substrate 101a, a
pair of ground conductors (planar ground conductors)
106b formed on two sides of the signal conductor 105 at
a predetermined gap, and a ground conductor 106c formed
on the upper surface of the second layer substrate 101b.
15 The cavity 103 is hermetically sealed by an upper lid
107 so that it is hermetically held.

In order to equalize electric potential, via
holes 108a for connecting the ground conductors 106a and
106b to each other are formed to extend through the
20 first layer substrate 101a, and via holes 108b for
connecting the ground conductors 106a, 106b, and 106c to
each other are formed to extend through the first and
second layer substrates 101a and 101b. The via holes
108a and 108b are formed in two rows along the signal
25 conductor. In this case, pitches λ_{p1} and λ_{p2} of the
respective via holes 108a and 108b in the signal
propagating direction desirably satisfy the following

expressions (1) and (2):

$$\lambda_{p1} < \frac{c}{2f\sqrt{\frac{\epsilon_r + 1}{2}}} \quad \dots(1)$$

$$\lambda_{p2} < \frac{c}{2f\sqrt{\epsilon_r}} \quad \dots(2)$$

where c , f , and ϵ_r respectively indicate the speed of
5 light, the signal frequency, and the specific dielectric
constant of the dielectric substrate.

On a connection interface a-a' between the
coplanar line 104a and inner layer line 104b, as shown
in Fig. 3, semicircular cylindrical interface electrodes
10 (metal electrodes with cutout end faces) 109 for
connecting the ground conductors 106b and 106c to each
other are formed on the rows of the via holes 108a and
108b. In this case, the edges of the interface
electrodes 109 on the signal conductor 105 side
15 desirably match the edges of the via holes 108a and 108b,
as shown in Fig. 3.

If the ground conductors 106b and 106c are not
connected to each other with the interface electrodes
109, an effect is still provided by the interface
20 electrodes 109. If the ground conductors 106b and 106c
are connected to each other, a higher effect can be
obtained. When a plurality of interface electrodes 109
are arranged on the two sides of the signal conductor
105 each in one row along the connection interface a-a',
25 it is more effective in suppressing an electromagnetic

field that extends from the outside of the interface electrodes 109.

Fig. 12 shows the radiation loss of the feed-through 104 without interface electrodes 109 (λ = 0.3 mm) and with interface electrodes 109 (λ = 0.6 mm). The radiation loss of Fig. 12 is obtained when the radius of the interface electrodes is 0.2 mm, the radius of the via holes is 0.1 mm, and the specific dielectric constant is 7.1. Note that the distance λ (Figs. 2 and 4) is the distance from the connection interface a-a' to the center of the endmost via hole 108b.

As shown in Fig. 12, when compared to the case without the interface electrodes 109, with the interface electrodes 109, the radiation loss is greatly decreased. The radiation loss has an extreme value at a specific frequency. The specific frequency is a frequency at which the distance λ corresponds to about half wavelength and quarter wavelength in the case with the interface electrodes 109 and in the case without the interface electrodes 109, respectively.

When the interface electrodes 109 are provided, if the distance λ is set to satisfy expression (3), the frequency at which the radiation loss takes the extreme value can be set outside the signal frequency band, so that the radiation loss of the feed-through 104 can be decreased.

$$\lambda < \frac{c}{2f\sqrt{\epsilon_r}} \quad \dots(3)$$

In this manner, when the interface electrodes 109 are provided, the distance λ can be set twice that obtained when no interface electrodes 109 are provided.

5 As a result, the via holes 108b can be formed with a manufacturing margin without degrading the performance.

If the frequency is high, a higher-order mode exists which propagates through a waveguide structure constituted by the via holes 108b and ground conductors
 10 106a, 106b, and 106c. Therefore, the signal mode is transformed into the higher-order mode due to the discontinuity at the connection interface a-a' between the coplanar line 104a and inner layer line 104b, thereby degrading the transmission characteristics. In
 15 order to cut off this higher-order mode, the pitch w of the via holes 108a and 108b in a direction perpendicular to the signal propagating direction desirably satisfies the following expression (4):

$$w < \frac{c}{2f\sqrt{\epsilon_r}} \quad \dots(4)$$

20 Although the interface electrodes 109 have a semi-circular cylindrical shape in this embodiment, their shape is not limited to this. When the interface electrodes 109 are circular cylindrical, cracking is not easily caused by a stress.

25 To manufacture the feed-through with the structure described above, first, the via holes 108a and

108b are formed in the first and second layer substrates 101a and 10b, holes for the interface electrodes 109 are formed simultaneously, and these holes are filled with a metal paste. The second layer substrate 101b is bored
5 to form the cavity 103.

Even when the edges of the interface electrodes 109 match the edges of the via holes 108a and 108b, the pitch w of the via holes 108a and 108b can be set to about 0.5 mm. Fig. 13 shows the relationship
10 between the higher-order mode cutoff frequency and the pitch w . As shown in Fig. 13, when a dielectric substrate with a specific dielectric constant of 7.1 is used, the signal up to 110 GHz can be transmitted without degrading the insertion loss.

15 The cross-sections of the interface electrodes 109 which are, e.g., semicircular cylindrical, may be larger than those of the via holes 108a and 108b. If the cross-sections of the interface electrodes 109 increase, when the interface electrodes 109 are to be
20 formed on the end face of the second layer substrate 101b, the yield can be improved and stable ground-to-ground connection can be performed. Since expression (3) is a sufficient condition, when the cross-sections of the interface electrodes 109 increase,
25 the ratio of conductors to the segment with the distance λ increases, and the distance λ can be set large. Furthermore, when the interface electrodes 109 are

formed using co-fired ceramics, reliable ground-to-ground connection can be achieved by the interface electrodes 109.

An RF package according to the second embodiment of the present invention will be described with reference to Figs. 5 to 7.

The difference between the first and second embodiments resides in that, in the second embodiment, as shown in Fig. 5, on a connection interface b-b' between a coplanar line 104a and inner layer line 104b, a pair of plate-like interface metal portions 110 are formed by plating or the like on the two sides of a signal conductor 105 so as to connect ground conductors 106b and 106c to each other. In this case, as shown Fig. 6, the interface metal portions 110 project toward the coplanar line 104a by an amount corresponding to the thicknesses of the plates.

If the ground conductors 106b and 106c are not connected to each other with the interface metal portions 110, an effect is still provided by the interface metal portions 110. If the ground conductors 106b and 106c are connected to each other, a higher effect can be obtained. The same effect as that of the first embodiment can be obtained due to the presence of the interface metal portions 110. In this case, a distance λ (Fig. 7) from the connection interface b-b' to the center of the nearest-end via hole 108b formed in

the inner layer line 104b must satisfy expression (3).

In the second embodiment as well, in order to cut off a higher-order mode, a pitch w (Fig. 6) of via holes 108b in a direction perpendicular to the signal propagating direction desirably satisfies expression (4).

According to the second embodiment, since the interface metal portions 110 are formed in place of the interface electrodes 109, no machining is needed other than forming the via holes 108b in a second layer substrate 101b. Thus, the manufacture is facilitated, and an improvement in yield is expected.

In the first and second embodiments described above, a ceramic material is used to form the package. As the material of the package, in place of the ceramic material, other inorganic or organic materials that can form a multilayered structure may be used.

As has been described above, according to the present invention, in a feed-through that connects the inside and outside of the cavity of an RF package, interface electrodes/metal portions are formed on the two sides of a signal conductor at the connection interface between the coplanar line and inner layer line. Therefore, signal radiation is suppressed to improve the transmission characteristics of the feed-through.

In particular, even if the distance between the connection interface between the coplanar line and inner layer line and the endmost via hole formed in the

inner layer line is increased, since signal radiation is suppressed, the endmost via hole can be formed at a position well away from the connection interface. Thus, formation of the via hole is facilitated, and an
5 improvement in yield of the manufacture can accordingly be expected, greatly contributing to mass production of high-performance millimeter-wave modules.

What is claimed is:

1. An RF package comprising:

2 a multilayered dielectric substrate on which
3 first and second dielectric substrates are formed, said
4 multilayered dielectric substrate having a cavity where
5 a semiconductor element is to be mounted;

6 a feed-through for connecting an inside and
7 outside of said cavity and comprised of a coplanar line
8 formed on said first dielectric substrate and an inner
9 layer line obtained by forming said second dielectric
10 substrate on said coplanar line, said coplanar line and
11 said inner layer line sharing a strip-like signal
12 conductor; and

13 metal members formed at a connection interface
14 between said coplanar line and said inner layer line on
15 two sides of said signal conductor.

2. A package according to claim 1, further

2 comprising:

3 first ground conductors formed on an upper
4 surface of said first dielectric substrate and arranged
5 on two sides of said signal conductor to be away from
6 each other at a predetermined distance;

7 a second ground conductor formed on said

8 second dielectric substrate; and
9 a plurality of first via holes formed in said
10 second dielectric substrate to connect said first and
11 second ground conductors to each other at positions away
12 from said connection interface between said coplanar
13 line and said inner layer line.

3. A package according to claim 2, wherein a
2 distance λ between said connection interface between
3 said coplanar line and said inner layer line and a
4 center of one of said first via holes which is at an end
5 nearest to said connection interface is represented by

6
$$\lambda < \frac{c}{2f\sqrt{\epsilon_r}}$$

7 where c , f , and ϵ_r respectively indicate a speed of
8 light, a signal frequency, and a specific dielectric
9 constant of said dielectric substrate.

4. A package according to claim 2, wherein
2 said first via holes are arranged on two sides
3 of said signal conductor at a predetermined pitch, and
4 a pitch λ_{p2} of said first via holes in a
5 signal propagating direction is represented by

6
$$\lambda_{p2} < \frac{c}{2f\sqrt{\epsilon_r}}$$

7 where c , f , and ϵ_r respectively indicate a speed of

8 light, a signal frequency, and a specific dielectric
9 constant of said dielectric substrate.

5. A package according to claim 4, wherein a
2 pitch w of said first via hole in a direction
3 perpendicular to the signal propagating direction is
4 indicated by

5
$$w < \frac{c}{2f\sqrt{\epsilon_r}}$$

6. A package according to claim 4, further
2 comprising:
3 a third ground conductor formed on a lower
4 surface of said first dielectric substrate; and
5 second via holes formed in said first
6 dielectric substrate to connect said first and third
7 ground conductors to each other, said second via holes
8 being arranged on two sides of said signal conductor at
9 a predetermined pitch.

7. A package according to claim 6, wherein a
2 pitch λ_{p1} of said second via holes in the signal
3 propagating direction is represented by

4

$$\lambda_{p1} < \frac{c}{2f \sqrt{\frac{\epsilon_r + 1}{2}}}$$

8. A package according to claim 2, wherein said
2 metal members have ends on a signal conductor side that
3 are aligned with ends of said first via holes on the
4 signal conductor side.

9. A package according to claim 2, wherein said
2 metal members connect said first and second ground
3 conductors to each other at said connection interface
4 between said coplanar line and said inner layer line.

10. A package according to claim 1, wherein said
2 metal members are metal posts.

11. A package according to claim 1, wherein said
2 metal members are semi-cylindrical metal electrodes.

Abstract of the Disclosure

An RF package includes a multilayered dielectric substrate, a feed-through, and metal members. First and second dielectric substrates are formed on the multilayered dielectric substrate. The multilayered dielectric substrate has a cavity where a semiconductor element is to be mounted. The feed-through connects the inside and outside of the cavity and is comprised of a coplanar line formed on the first dielectric substrate and an inner layer line obtained by forming the second dielectric substrate on the coplanar line. The coplanar line and the inner layer line share a strip-like signal conductor. The metal members are formed at a connection interface between the coplanar line and the inner layer line on two sides of the signal conductor.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8
PRIOR ART




FIG. 9
PRIOR ART




FIG. 10
PRIOR ART




FIG. 11
PRIOR ART




FIG. 12




FIG. 13

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that my residence, post office address and citizenship are as stated below next to my name, and I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

RF Package

the specification of which (check one)

(X) is attached hereto:

() was filed on _____ as United States Application Number or PCT International Application Number _____

on _____, and was amended on _____ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulation, §1.56. I hereby claim foreign priority benefits under Title 35, United States Code, §119/365 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate disclosing the subject matter claimed in their application and having a filing date (1) before that of the application on which priority is claimed, or (2) if no priority is claimed, before the filing date of this application.

Prior foreign Application(s)

<u>Number</u>	<u>Country</u>	<u>Day/Month/Year Filed</u>	<u>Priority Claimed</u>
324739/1999	Japan	15/11/1999	(x) Yes () No
			() Yes () No
			() Yes () No

I hereby claim the benefit under Title 35, United States Code, §120/365 of any United States application(s) listed below and PCT International Applications listed above or below, and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

(Application Number)	Day/Month/Year Filed	Status (Patented, Pending, Abandoned)
100000001	01/01/2000	Patented
100000002	02/02/2001	Pending
100000003	03/03/2002	Abandoned
100000004	04/04/2003	Patented
100000005	05/05/2004	Pending
100000006	06/06/2005	Abandoned
100000007	07/07/2006	Patented
100000008	08/08/2007	Pending
100000009	09/09/2008	Abandoned
100000010	10/10/2009	Patented
100000011	11/11/2010	Pending
100000012	12/12/2011	Abandoned
100000013	13/13/2012	Patented
100000014	14/14/2013	Pending
100000015	15/15/2014	Abandoned
100000016	16/16/2015	Patented
100000017	17/17/2016	Pending
100000018	18/18/2017	Abandoned
100000019	19/19/2018	Patented
100000020	20/20/2019	Pending
100000021	21/21/2020	Abandoned
100000022	22/22/2021	Patented
100000023	23/23/2022	Pending
100000024	24/24/2023	Abandoned
100000025	25/25/2024	Patented
100000026	26/26/2025	Pending
100000027	27/27/2026	Abandoned
100000028	28/28/2027	Patented
100000029	29/29/2028	Pending
100000030	30/30/2029	Abandoned
100000031	31/31/2030	Patented
100000032	32/32/2031	Pending
100000033	33/33/2032	Abandoned
100000034	34/34/2033	Patented
100000035	35/35/2034	Pending
100000036	36/36/2035	Abandoned
100000037	37/37/2036	Patented
100000038	38/38/2037	Pending
100000039	39/39/2038	Abandoned
100000040	40/40/2039	Patented
100000041	41/41/2040	Pending
100000042	42/42/2041	Abandoned
100000043	43/43/2042	Patented
100000044	44/44/2043	Pending
100000045	45/45/2044	Abandoned
100000046	46/46/2045	Patented
100000047	47/47/2046	Pending
100000048	48/48/2047	Abandoned
100000049	49/49/2048	Patented
100000050	50/50/2049	Pending
100000051	51/51/2050	Abandoned
100000052	52/52/2051	Patented
100000053	53/53/2052	Pending
100000054	54/54/2053	Abandoned
100000055	55/55/2054	Patented
100000056	56/56/2055	Pending
100000057	57/57/2056	Abandoned
100000058	58/58/2057	Patented
100000059	59/59/2058	Pending
100000060	60/60/2059	Abandoned
100000061	61/61/2060	Patented
100000062	62/62/2061	Pending
100000063	63/63/2062	Abandoned
100000064	64/64/2063	Patented
100000065	65/65/2064	Pending
100000066	66/66/2065	Abandoned
100000067	67/67/2066	Patented
100000068	68/68/2067	Pending
100000069	69/69/2068	Abandoned
100000070	70/70/2069	Patented
100000071	71/71/2070	Pending
100000072	72/72/2071	Abandoned
100000073	73/73/2072	Patented
100000074	74/74/2073	Pending
100000075	75/75/2074	Abandoned
100000076	76/76/2075	Patented
100000077	77/77/2076	Pending
100000078	78/78/2077	Abandoned
100000079	79/79/2078	Patented
100000080	80/80/2079	Pending
100000081	81/81/2080	Abandoned
100000082	82/82/2081	Patented
100000083	83/83/2082	Pending
100000084	84/84/2083	Abandoned
100000085	85/85/2084	Patented
100000086	86/86/2085	Pending
100000087	87/87/2086	Abandoned
100000088	88/88/2087	Patented
100000089		

I hereby appoint Donald W. Muirhead, Reg. No. 33,978; Anne E. Saturnelli, Reg. No. 41,290; and David Suhl, Reg. No. 43,169 as attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith.

Address all telephone calls to Donald W. Muirhead at telephone number (617) 951-6676. Address all correspondence to:

Patent Group
Hutchins, Wheeler & Dittmar
101 Federal Street
Boston, MA 02110

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Inventor's signature Masaharu Ito Date November 1, 2000

Full name of sole or first inventor (given name, family name) Masaharu Ito

Residence Tokyo, Japan Citizenship Japan

Post Office Address (include zip code) c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan

Inventor's signature *Kenichi Marubashi* Date November 1, 2000


Full name of second inventor (given name, family name)	Kenichi Maruhashi
--	-------------------

Residence Tokyo, Japan Citizenship Japan

Post Office Address (include zip code) c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan

(X) Additional inventors are being named on separately numbered sheets attached hereto.

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (continued)

Inventor's signature Kazuhiro Ikuina  Date November 1, 2000
 Full name of third inventor (given name, family name) Kazuhiro Ikuina
 Residence Tokyo, Japan Citizenship Japan
 Post Office Address (include zip code) c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan

Inventor's signature Keiichi Ohata Date November 1, 2000
 Full name of fourth inventor (given name, family name) Keiichi Ohata
 Residence Tokyo, Japan Citizenship Japan
 Post Office Address (include zip code) c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan

Inventor's signature _____ Date _____
 Full name of fifth inventor (given name, family name) _____
 Residence _____ Citizenship _____
 Post Office Address (include zip code) _____

Inventor's signature _____ Date _____
 Full name of sixth inventor (given name, family name) _____
 Residence _____ Citizenship _____
 Post Office Address (include zip code) _____

Inventor's signature _____ Date _____
 Full name of seventh inventor (given name, family name) _____
 Residence _____ Citizenship _____
 Post Office Address (include zip code) _____

Inventor's signature _____ Date _____
 Full name of eighth inventor (given name, family name) _____
 Residence _____ Citizenship _____
 Post Office Address (include zip code) _____

OFFICE OF THE JAPANESE PATENT OFFICE